LOGIC CIRCUITS										
1	Course Title:	LOGIC (	CIRCUITS							
2	Course Code:	BMB2005								
3	Type of Course:	Compulsory								
4	Level of Course:	First Cycle								
5	Year of Study:	2								
6	Semester:	3								
7	ECTS Credits Allocated:	7.00								
8	Theoretical (hour/week):	3.00								
9	Practice (hour/week):	0.00								
10	Laboratory (hour/week):	0								
11	Prerequisites:	None								
12	Language:	Turkish								
13	Mode of Delivery:	Face to face								
14	Course Coordinator:	Prof. Dr. KEMAL FİDANBOYLU								
15	Course Lecturers:		idanboylu							
16	Contact information of the Course Coordinator:	kfidan@uludag.edu.tr								
17	Website:									
18	Objective of the Course:	Understanding principle of digital circuits and to gain ability to realize the analysis and design combinational and sequential digital circuits and use them in applications								
19	Contribution of the Course to Professional Development:									
20	Learning Outcomes:									
		1	To gain ability to apply theoretical and practical information about digital electronics (logic circuits) for modeling and solving engineering problems;							
		2	To gain ability to determine, define, formulize and solve complex engineering problems which encountering in digital electronic with selecting proper analysis and modeling method;							
		3	To gain ability to design complex system or process which encountering in digital electronic with applying modern modeling methods under realistic circumstance;							
		4	To gain ability to develop select and use modern technology and equipment for digital electronic applications with using information technology in efficient way;							
		5	To gain ability to interpret results with collecting data and analyzing results for investigating engineering problems about digital electronics;							
		6								
		7								
		8								

		9								
		10								
21	Course Content:									
	Course Content:									
Week	Theoretical Practice									
1	Analog and digital concepts, number systems, binary codes									
2	Boolean algebra, digital logic gates, integrated circuits									
3	Simplifications of Boolean functions: Karnaugh maps, Quine McCluskey m	nethod								
4	Analysis and design of combinational circuits: Arithmetic circuits	llogic								
5	Analysis and design of combinational circuits: Comparators circuits, decode coders									
6	Analysis and design of combinational circuits: Multiplexer, demultiplexer, programmable logic devices	logic								
7	Analysis and design of sequential log circuits: Mealy, Moore models, flip-flo applications circuits									
8	Midterm Exam + General review									
9	Analysis and design of sequential log	lic								
Activit	es			Number	Duration (hour)	Total Work Load (hour)				
Theore	Carle according to counter	er,		14	3.00	42.00				
	als/Labs			0	0.00	0.00				
Self stu	dy and preperation			14	4.00	56.00				
Homew				0	0.00 0.00					
Project	Aigontrimic state machines			0	0.00	0.00				
Field S	tudies			0	0.00	0.00				
Midtern	Materials:		20	νρ1. 2. Mano, M. Morri viri) Literatür Yavıncı	Sayısal Tasarım,	62 Basımdan				
Others	-			0	0.00	0.00				
Fi <b>23</b> E	kassesment			1	60.00	60.00				
Total W	/ork Load					210.00				
Total w	ork load/ 30 hr	1	Δ1	0.00		7.00				
	Credit of the Course	,				7.00				
Home work-project 0				0.00						
Final E		60.00								
Total		2	100.00							
	ution of Term (Year) Learning Activities	es to	40.00							
Contrib	ution of Final Exam to Success Grade	)	60.00							
Total			100.00							
Measu Course	rement and Evaluation Techniques Us	ed in the								
24	ECTS / WORK LOAD TABLE		-							

25	CONTRIBUTION OF LEARNING OUTCOMES TO PROGRAMME QUALIFICATIONS															
	PQ1	PQ2	PQ3	PQ4	PQ5	PQ6	PQ7	PQ8	PQ9	PQ1 0	PQ11	PQ12	PQ1 3	PQ14	PQ15	PQ16
ÖK1	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ÖK2	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ÖK3	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
ÖK4	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0
ÖK5	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0
LO: Learning Objectives PQ: Program Qualifications																
Contrib 1 very low ution Level:				2 Iow		3	Medi	um		4 Hig	h		5 Ver	y High	1	